started · updated
Intel Nova Lake architecture to retain L3 cache on certain E-core cutdown models
New leaks regarding Intel’s upcoming Nova Lake architecture suggest that certain processor models will retain their full L3 cache capacity even when efficiency cores (E-cores) are reduced. Previously, it was believed that disabling E-core clusters would result in a proportional decrease in L3 cache, but updated information indicates a different strategy for specific SKUs.
For instance, the 8P + 12E + 4 LP-E configuration is expected to maintain 36MB of L3 cache, matching the higher-end 8P + 16E + 4 LP-E variant. Similarly, the 4P + 4E + 4 configuration is projected to have 18MB of L3 cache, equal to the 4P + 8E + 4 model. However, this rule does not apply to all configurations; the 6P + 12E + 4 LP-E SKU is expected to have 27MB of L3 cache.
This cache management strategy will also apply to the Nova Lake-HX line intended for high-performance laptops. Additionally, Nova Lake is expected to introduce bLLC (large capacity last level cache), a technology viewed as Intel’s response to AMD’s 3D V-Cache. High-end configurations may feature bLLC capacities reaching up to 132MB, which functions independently from the native L3 cache.